Project

reggae_eda

0.0
No release in over 3 years
Generates a bus-based VHDL IP from a register-map specification. An UART-bus master can be added if needed.
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
 Dependencies